
UNIVERSITY OF THESSALY
TECHNION
Israel Institute of Technology
USC Viterbi
School of Engineering
University of Southern California
Asynchronous Design Seminar at University of Verona – Lecture Notes 3
De-Synchronization
1
Asynchronous Control Circuit Design - L3
9/6/2016


De-synchronization Theory and Fundamentals
9/6/2016
Asynchronous Control Circuit Design - L3
2



Prior work

- Micropipelines (Sutherland, 1989)
- Local generation of clocks
  - Varshavsky et al., 1995
  - Kol and Ginosar, 1996
- Theseus Logic (Ligthart et al., 2000)
  - Commercial HDL synthesis tools
  - Direct translation and special registers
- Phased logic (Linder and Harden, 1996)
  (Reese, Thornton, Traver, 2003)
  - Conceptually similar
  - Different handshake protocol (2 phase vs. 4 phase)

Flow equivalence

[Guernic, Talpin, Lann, 2003]



Flow equivalence = Cycle Accuracy!



Flow equivalence = Cycle Accuracy!



Synchronous Circuit



Synchronous Circuit



De-Synchronized Circuit



De-Synchronized Circuit




L
C


A
B
C
D
A+
B+
C+
D+
A-
B-
C-
D-
A
B

Can we increase concurrency ?






A+
B+
A-
B-
Can we reduce concurrency ? How much ?
9/6/2016
Asynchronous Control Circuit Design - L3
17


(8 states)
A+
B+
A-
B-
(6 states)
(5 states)
(4 states)
9/6/2016
Asynchronous Control Circuit Design - L3
18


A
B
de-synchronization model
fully decoupled (Furber & Day)
GasP, IPCMOS
semi-decoupled (Furber & Day)
simple 4-phase
non-overlapping
9/6/2016
Asynchronous Control Circuit Design - L3
19


A+
B+
A-
B-
de-synchronization model
fully decoupled (Furber & Day)
GasP, IPCMOS
simple 4-phase
semi-decoupled (Furber & Day)
non-overlapping
9/6/2016
Asynchronous Control Circuit Design - L3
20


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
Ri+
A-
Rx+
B-
Ro+
Ai+
Ax+
Ao+
Ri-
A+
Rx-
B+
Ro-
Ai-
Ax-
Ao-


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
A-
B-
A+
B+


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
A-
B-
A+
B+


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
A-
B-
A+
B+


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
A-
B-
A+
B+


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
A-
B-
A+
B+


A
B
Ri
Rx
Ro
cntrl
cntrl
Ai
Ax
Ao
A-
B-
A+
B+
9/6/2016
Asynchronous Control Circuit Design - L3
(semi-decoupled 4-phase protocol)
27


A+
B+
A-
B-
9/6/2016
Asynchronous Control Circuit Design - L3
28


F
1
A
0
B
1
E
0
CLK
0
C
1
D
1
G


Which protocols are valid/fast/effective for de-synchronization ?
C
C
C
C
C
C



Theorem:

the de-synchronization protocol preserves flow-equivalence

Proof: by induction on the length of the traces

Induction hypothesis: same latch values at reset

Induction step:

same values at cycle i ➔ same values at cycle i+1



Theorem:

any reduction in concurrency preserves flow-equivalence



Any hybrid approach preserves flow-equivalence !




A
B
C
D
A+
B+
C+
D+
A-
B-
C-
D-


A
B
C
D
A+
B+
C+
D+
A-
B-
C-
D-
semi-decoupled
non-overlapping
fully decoupled
Flow-equivalence is preserved … but …

Live-ness?

- Preservation of flow-equivalence:

  all the generated traces are equivalent

- Are all traces generated ?
  (Is the marked graph live ?)

  Not always !



Semi-decoupled 4-phase handshake protocol

Liveness: all cycles have at least one token [Commoner 1971]



Simple 4-phase handshake protocol

Results regarding Live-ness

- At least three latches in a ring are required with only one data token circulating [*Muller 1962*]
- **Theorem**:
  any hybrid combination of protocols is live if the simple 4-phase protocol is not used

  Proof: *any cycle has at least one token*


A+
B+
B-
A+
B+
A-
fully decoupled
(Furber & Day)
A-
B-
semi-decoupled
(Furber & Day)
A+
B+
non-overlapping
A-
B-
Valid for
de-synchronization
Asynchronous Control Circuit Design - L3
41


LATCH
COMBINATIONAL LOGIC
LATCH
E
O
RST
Ai
Ao
Ri
delay
Ro
Ri-
E+
Ro-
Ai-
Ao-
Ri+
E-
Ro+
Ai+
Ao+
Initial state: E=Ao=1, Ri=Ai=Ro=0
Ri-
O+
Ro-
Ai-
Ao-
Ri+
O-
Ro+
Ai+
Ao+
Initial state: Ai=1, O=Ri=Ro=Ao=0
Asynchronous Control Circuit Design - L3

ASPIDA DLX block diagram



De-synchronization on FPGA

ASPIDA FPGA Implementation

- Xilinx Spartan IIE FPGA on a Diligent 2DE board
- FPGA contained:
  - De-synchronized DLX,
  - Processor memories
  - VGA driver
- Implemented Xilinx ISE
- Technology-portable Verilog design
- The full integer ISA and interrupt support is included
- DLX runs the “Game of Life” Algorithm
  - Fully-asynchronous
- VGA is fully synchronous

http://www.ics.forth.gr/carv/async/demo/

De-synchronized DLX on FPGA

ASPIDA ASIC Design

ASPIDA IC

- 32-bit RISC CPU
- EU funded research project
- Two fully-functional ICs were manufactured with IHP 0.25um technology
- Runs in both *synchronous* and *de-synchronized* modes,
  - Direct comparison of results
- Measurements
  - Performance, Voltage scaling and EME measurements
  - On-tester functional tests
  - Lab analysis



ASPIDA IC Testing



ASPIDA PCB Design



PCB with RISC IC (back)



PCB with RISC IC (front)

- 32-bit RISC CPU with DFV and adaptive (P, V, T) timing
- DFV embedded automatically to RISC CPU Verilog netlist using NanoSync V0 tool
- 700K Transistor Design, 0.25um CMOS process
- Full-scan testable, Adaptive Timing operation
- DFV Voltage Scaling from 3.3V down to 0.95V (2.5V process nominal)
- DFV Speed Scaling period from 18ns cycle @ 2.5V to 4,000ns @ 0.95V

ASPIDA TEM Cell Measurements



ASPIDA Results

ASPIDA Measurements





- Performance results
  - Synchronous: 52 MHz
  - De-Synchronized: all chips worked above 63 MHz
  - ~20% Lower-power through Voltage Scaling!
- Power results
  - Scaling: 200 mW (50 MHz) dropped to 98 mW (30 MHz)
  - Chips could scale down to 0.95 V (250 KHz), well beyond allowed voltage
- EME reduction
  - 30 dB (average)
  - 50 dB (max)
  - EME measurements were done using a TEM cell to guarantee accuracy

ASPIDA Schmoo Plot

- Period vs. VDD for desynchronized operation
- Fully functional on any voltage above 0.95 V

ASPIDA EME Results



- ASPIDA running Factorial on TEM

ASPIDA EME Results



- ASPIDA running Matrix on TEM

Energy Spreading Effect



Synchronous Pipelined MIPS



Synchronous Design Flow and Study



STA only at V_{dd} NOM (libraries calibrated)
→ Iterative simulations for lower voltages

Synchronous Operation at 0.2V



De-Synchronizing the MIPS



De-Synchronized Bundled-Data MIPS for sub-VT (uaMIPS)



Post Silicon Tunable Asymmetric Delay Line

- Asymmetric Delay Lines, for fast Return to Zero



- Post-Si delay line tuning: Mitigate process variation



Asynchronous Design Flow and Study



Asynchronous Operation at 0.2V



Asynchronous vs. Synchronous uMIPS vs. uaMIPS Performance



Diamant, R, Ginosar, R, Sotiriou, C, "Asynchronous Sub-Threshold Ultra-Low Power Processor", Proceedings of PATMOS 2015, September 2015.

uaMIPS Results



- Post-silicon tuning of delay lines:
  - No need to accommodate for process variations

ULP Embedded Processor Landscape



Conclusions

- Asynchronous is NOT a Religion!
  - Stop evangelizing goodness Axioms
  - It is NOT about asynchronous OR synchronous!
  - It is about clocking selectively!
- Need Pragmatic Design Approaches and Flows
- Need New EDA Tools
- Need New EDA Algorithms
- Don't need new Library Cells for ASIC/SoC
- Don't need new Silicon Architecture for FPGAs
- Killer Apps are here to stay; Understand them!
  - SoC synchronization
  - Low-Power
  - Variability