

UNIVERSITY OF
THESSALY

Asynchronous Design Seminar at University of Verona – Lecture Notes 3

De-Synchronization

1


Asynchronous Control Circuit Design - L3 9/6/2016

De-synchronization Theory and Fundamentals

9/6/2016

Asynchronous Control Circuit Design -
L3

2



- ## Prior work
- **Micropipelines** (Sutherland, 1989)
 - **Local generation of clocks**
 - Varshavsky et al., 1995
 - Kol and Ginosar, 1996
 - **Theseus Logic** (Lighthart et al., 2000)
 - Commercial HDL synthesis tools
 - Direct translation and special registers
 - **Phased logic** (Linder and Harden, 1996)
(Reese, Thornton, Traver, 2003)
 - Conceptually similar
 - Different handshake protocol (2 phase vs. 4 phase)
- 9/6/2016 Asynchronous Control Circuit Design - L3 4

Flow equivalence

[Guernic, Talpin, Lann, 2003]

9/6/2016


Asynchronous Control Circuit Design -
L3

5



Asynchronous Control Circuit Design -
L3

Flow equivalence = Cycle Accuracy!




9/6/2016

Asynchronous Control Circuit Design -
L3

7



Flow equivalence = Cycle Accuracy!







9/6/2016

Asynchronous Control Circuit Design -
L3


8








Can we increase concurrency ?



9/6/2016

Asynchronous Control Circuit Design -
L3


15



9/6/2016

Asynchronous Control Circuit Design -
L3

16






Can we reduce concurrency ? How much ?



9/6/2016



Asynchronous Control Circuit Design -
L3



17




















**Theorem:**

the de-synchronization protocol
preserves flow-equivalence

Proof: by induction on the length of the traces

Induction hypothesis: same latch values at reset


Induction step:

same values at cycle $i \rightarrow$ same values at cycle $i+1$

9/6/2016

Asynchronous Control Circuit Design -
L3



31





9/6/2016

Asynchronous Control Circuit Design -
L3

32






Live-ness?

- Preservation of flow-equivalence:
all the generated traces are equivalent
- Are all traces generated ?
(Is the marked graph live ?)
- Not always !*

9/6/2016


Asynchronous Control Circuit Design -
L3

37



Semi-decoupled 4-phase handshake protocol

9/6/2016 L3 Asynchronous Control Circuit Design
Liveness: all cycles have at least one token [Commoner 1971]






Results regarding Live-ness

- At least three latches in a ring are required with only one data token circulating
[Muller 1962]


- **Theorem:**
any hybrid combination of protocols is live if the simple 4-phase protocol is not used

Proof: *any cycle has at least one token*





ASPIDA DLX block diagram



De-synchronization on FPGA

ASPIDA FPGA Implementation

- Xilinx Spartan IIE FPGA on a Diligent 2DE board
- FPGA contained:
 - De-synchronized DLX,
 - Processor memories
 - VGA driver
- Implemented Xilinx ISE
- Technology-portable Verilog design
- The full integer ISA and interrupt support is included
- DLX runs the “Game of Life” Algorithm
 - Fully-asynchronous
- VGA is fully synchronous



9/6/2016

<http://www.icestorm.gr/cavr/async/demo/>

48

De-synchronized DLX on FPGA



9/6/2016

49

ASPIDA ASIC Design


9/6/2016

Asynchronous Control Circuit Design -
L3

50

ASPIDA IC

- 32-bit RISC CPU
- EU funded research project
- Two fully-functional ICs were manufactured with IHP 0.25um technology
- Runs in both *synchronous* and *de-synchronized* modes,
 - Direct comparison of results
- Measurements
 - Performance, Voltage scaling and EME measurements
 - On-tester functional tests
 - Lab analysis




9/6/2016

Asynchronous Control Circuit Design -
L3

51

ASPIDA IC Testing



9/6/2016

Asynchronous Control Circuit Design -

L3

52

ASPIDA PCB Design



PCB with RISC IC (back)



PCB with RISC IC (front)

- 32-bit RISC CPU with DFV and adaptive (P, V, T) timing
- DFV embedded automatically to RISC CPU Verilog netlist using NanoSync V0 tool
- 700K Transistor Design, 0.25um CMOS process
- Full-scan testable, Adaptive Timing operation
- DFV Voltage Scaling from 3.3V down to 0.95V (2.5V process nominal)
- DFV Speed Scaling period from 18ns cycle @ 2.5V to 4,000ns @ 0.95V

9/6/2016


Asynchronous Control Circuit Design -

L3

Back

53

ASPIDA TEM Cell Measurements



9/6/2016

Asynchronous Control Circuit Design -
L3



54



ASPIDA Results



9/6/2016

Asynchronous Control Circuit Design -
L3


55







Synchronous Design Flow and Study




STA only at V_{dd} NOM (libraries calibrated)
 → Iterative simulations for lower voltages

▶ 62

Asynchronous Control Circuit Design - L3 9/6/2016


Synchronous Operation at 0.2V



▶ 63

Asynchronous Control Circuit Design - L3 9/6/2016


De-Synchronizing the MIPS



▶ 64

Asynchronous Control Circuit Design - L3 9/6/2016

De-Synchronized Bundled-Data MIPS for sub-VT (uaMIPS)




▶ 65


Asynchronous Control Circuit Design - L3 9/6/2016

Post Silicon Tunable Asymmetric Delay Line

- ▶ Asymmetric Delay Lines, for fast Return to Zero




- ▶ Post-Si delay line tuning: Mitigate process variation



▶ 66

Asynchronous Control Circuit Design - L3 9/6/2016


Asynchronous Design Flow and Study



▶ 67

Asynchronous Control Circuit Design - L3 9/6/2016


Asynchronous Operation at 0.2V



▶ 68

Asynchronous Control Circuit Design - L3 9/6/2016

Asynchronous vs. Synchronous uMIPS vs. uaMIPS Performance




Diamant, R, Ginosar, R, Sotiriou, C, "Asynchronous Sub-Threshold Ultra-Low Power Processor", Proceedings of PATMOS 2015, September 2015.

▶ 69

Asynchronous Control Circuit Design - L3 9/6/2016

uaMIPS Results




- ▶ Post-silicon tuning of delay lines:
- ▶ No need to accommodate for process variations

▶ 70

Asynchronous Control Circuit Design - L3 9/6/2016

ULP Embedded Processor Landscape



▶ 71

Asynchronous Control Circuit Design - L3 9/6/2016

Conclusions

- Asynchronous is NOT a Religion!
 - Stop evangelizing goodness Axioms
 - It is NOT about asynchronous OR synchronous!
 - It is about clocking selectively!
- Need Pragmatic Design Approaches and Flows
- Need New EDA Tools
- Need New EDA Algorithms
- Don't need new Library Cells for ASIC/SoC
- Don't need new Silicon Architecture for FPGAs
- Killer Apps are here to stay; Understand them!
 - SoC synchronization
 - Low-Power
 - Variability