






Asynchronous Design Seminar at University of Verona – Lecture Notes 6

Asynchronous Control Circuits – PTnet to MSFSM
Decomposition Flow


State Explosion Revisited



- Logic Synthesis and Verification require specification's full state space
 - State space size is exponential compared to the specification




Applications



▶ 5

Asynchronous Control Circuit Design - L6 6/29/2015


PTnet Operation



▶ 6

Asynchronous Control Circuit Design - L6 6/29/2015


PTnet Operation



▶ 7

Asynchronous Control Circuit Design - L6 6/29/2015

PTnet Operation



▶ 8

Asynchronous Control Circuit Design - L6 6/29/2015


Taxonomy of Control Model Expressiveness

Algebra	FSM	Inter. FSMs	PTNet	
Control Model	State Space	Choice	Concurrency	Synchronization
Algebra	Implicit	Implicit	Implicit	Implicit
FSM	Explicit	Explicit	Implicit	Implicit
Inter. FSMs	Implicit	Explicit	Explicit	Implicit
PTNet	Implicit	Explicit	Explicit	Explicit

▶ 9

Asynchronous Control Circuit Design - L6 6/29/2015

Synchronous Control Model Implementation



▶ 10

Asynchronous Control Circuit Design - L6 6/29/2015

Asynchronous Control Model Implementation

(A,B)FSM Synthesis ¹	PTNet Synthesis ²	Decomposition ⁴	Structural Synthesis ⁵	Direct Mapping ³
<ul style="list-style-type: none"> Conventional FSM Heuristics Exponential Concurrent Specifications 	<ul style="list-style-type: none"> Compact Concurrent Specifications Exponential Synthesis Time 	<ul style="list-style-type: none"> Lower Synthesis Time Infeasible Implementation Worst Case Exponential 	<ul style="list-style-type: none"> Lower Synthesis Time Worst Case Exponential 	<ul style="list-style-type: none"> Linear Synthesis Time Suboptimal Results

¹K. Y. Yun and D. L. Dill, "Automatic synthesis of extended burst-mode circuits", IEEE TCAD, 1999

²J. Cortadella et al., "Logic Synthesis of Asynchronous Controllers and Interfaces", Springer-Verlag, 2002.

³D. Sokolov et al., "Direct Mapping of Low-Latency Asynchronous Controllers from STGs", IEEE TCAD, 2007

⁴D. Wist et al., "Signal transition graph decomposition: internal communication for speed independent circuit implementation", IET Computers & Digital Techniques, 2011

⁵E. Pastor et al. "Structural Methods for the Synthesis of Speed-Independent Circuits", IEEE TCAD, 1998



Asynchronous Control Circuit Design - L6 6/29/2015

Commonly used PTnet Implementation Flows

Direct Mapping*

- Linear Complexity
- Suboptimal Result




*D. Sokolov, A. V. Bystrov, and A. Yakovlev, "Direct Mapping of Low-Latency Asynchronous Controllers from STGs," IEEE TCAD, 2007.

#J. Cortadella et al., Logic Synthesis of Asynchronous Controllers and Interfaces. Springer-Verlag, 2002.

Synthesis#


- Globally Optimal Result
- Exponential Complexity



Asynchronous Control Circuit Design - L6 6/29/2015

Multiple Synchronised FSMs (MSFSMs) Model

- ▶ Novel Model for Concurrent Control Specifications
 - ▶ Parallel Tasks Described with FSMs
 - ▶ Synchronization explicitly described based on two primitives
 - ▶ **Transition Barriers, Wait States**
 - ▶ Polynomial Synthesis and Verification Paths



▶ 13

Asynchronous Control Circuit Design - L6 6/29/2015


MSFSM Synchronisation Primitives

Wait State



- **FSM1 moves from S_w to S_{wn} if **FSM2** is at S_d**

Transition Barrier




- ****FSM1** and **FSM2** move to their next states when both t_1 and t_2 are activated**

▶ 14

Asynchronous Control Circuit Design - L6 6/29/2015


MSFSMs Example – 4-phase Latch Controller



▶ 15



Asynchronous Control Circuit Design - L6 6/29/2015

MSFSMs Example – 4-phase Latch Controller




▶ 16

Asynchronous Control Circuit Design - L6 6/29/2015



MSFSMs Example – 4-phase Latch Controller



▶ 19

Asynchronous Control Circuit Design - L6 6/29/2015

Synchronous Synthesis Flow

PTNet Synthesis Flow to Synchronous Circuit

PTNet Decomposition to FSMS

FSMS Synchronization

PTNet Decomposition to S-Components

S-Components Transformation to FSMS

Synchronization Primitives Extraction



Synchronization Integration

▶ 20

Asynchronous Control Circuit Design - L6 6/29/2015

PTnet to S-Component Decomposition

► Step 1/4





► 21

Asynchronous Control Circuit Design - L6 6/29/2015

PTnet to S-Component Decomposition

► Step 1/4





► 22

Asynchronous Control Circuit Design - L6 6/29/2015

PTnet to S-Component Decomposition

► Step 1/4





► 23

Asynchronous Control Circuit Design - L6 6/29/2015

PTnet to S-Component Decomposition

► Step 1/4





► 24

Asynchronous Control Circuit Design - L6 6/29/2015

S-Component to FSM Mapping

► Step 2/4





► 25

Asynchronous Control Circuit Design - L6 6/29/2015

Synchronisation Primitive Extraction

► Step 3/4





► 26

Asynchronous Control Circuit Design - L6 6/29/2015

Synchronisation Integration



► Step 4/4



► 27

Asynchronous Control Circuit Design - L6 6/29/2015

Resultant MSFSM Decomposition




MSFSM
↓
FSMs *Synchronization*

► 28

Asynchronous Control Circuit Design - L6 6/29/2015


Complexity Analysis



▶ 29

Asynchronous Control Circuit Design - L6 6/29/2015


From MSFSMs to PTnets



▶ 30

Asynchronous Control Circuit Design - L6 6/29/2015


MFSM-based Verification



▶ 31



Asynchronous Control Circuit Design - L6 6/29/2015

MFSM-based Verification



▶ 32

Asynchronous Control Circuit Design - L6 6/29/2015




MSFSM Optimisations

Horizontal and Vertical State Collapsing, State Minimisation

Vertical

FSM




Horizontal


FSM



FSM'



FSM min




- t_1 and t_2 are not synced and $g_1 = \epsilon \mid f_2 = \epsilon$
- t_1 is synced and $f_2 = \epsilon$
- t_2 is synced and $g_1 = \epsilon$

- FSM and FSM' exhibit concurrency between transitions t and t'

- $f(t) = \epsilon \mid f'(t) = \epsilon$
- $g(t) = \epsilon \mid g'(t) = \epsilon$


Horizontal and Vertical State Collapsing, State Minimisation



▶ 37

Asynchronous Control Circuit Design - L6 6/29/2015


Horizontal and Vertical State Collapsing, State Minimisation



▶ 38

Asynchronous Control Circuit Design - L6 6/29/2015


Horizontal and Vertical State Collapsing, State Minimisation



▶ 39

Asynchronous Control Circuit Design - L6 6/29/2015


The notion of MSFSM Cross(X)-Compatibles



▶ 40

Asynchronous Control Circuit Design - L6 6/29/2015


X-Compatible Extraction



▶ 41

Asynchronous Control Circuit Design - L6 6/29/2015


X-Compatible Minimisation



▶ 42

Asynchronous Control Circuit Design - L6 6/29/2015


X-Compatible Minimisation



▶ 43

Asynchronous Control Circuit Design - L6 6/29/2015


X-Compatible Minimisation



▶ 44

Asynchronous Control Circuit Design - L6 6/29/2015


X-Compatible Minimisation



▶ 45



Asynchronous Control Circuit Design - L6 6/29/2015

X-Compatible Minimisation




▶ 46

Asynchronous Control Circuit Design - L6 6/29/2015




Area Analysis



▶ 49

Asynchronous Control Circuit Design - L6 6/29/2015

Execution Time



▶ 50

Asynchronous Control Circuit Design - L6 6/29/2015


Asynchronous Control Circuit Area

Benchmark	Petrify	Optimist	Expose
alloc-outbound	66	258	30
c3	12	198	13
count2	<i>Irresolvable CSC</i>	302	178
dff	44	304	20
duplicator	93	228	111
full	44	264	102
half	43	198	148
monkey	N/A	1148	181
rpdft	34	214	25
semi-decoupled	86	242	208
vbe6a	132	732	237

▶ 51

Asynchronous Control Circuit Design - L6 6/29/2015


Optimisation – Literal Count (LC)



▶ 52

Asynchronous Control Circuit Design - L6 6/29/2015

Optimisation – Logic Depth



▶ 53

Asynchronous Control Circuit Design - L6 6/29/2015

Future Work

- ▶ Logic Synthesis of Mixed Synchronous and Asynchronous Circuits
 - ▶ Unified flow for Concurrent Control
- ▶ Examine Concurrency / Area Trade-Off possible by X-Compatible State/Segment Optimization
- ▶ Support more Asynchronous Timing Models
 - ▶ Speed Independent (SI)
 - ▶ State Encoding Requirements (Race-Free, Hazard-Free)

▶ 54

Asynchronous Control Circuit Design - L6 6/29/2015